Oops! This job is no longer active.

Please contact the hiring team for pending updates, if any

Hardware Engineer

Bengaluru

4 to 7 years
Last active
Usually replies in 5 days
6
68% Matching
FPGA
SOC
ASIC
Verilog
System verilog
UVM
VMM
Was it by mistake?
Withdraw your application within 24 hrs.
You withdrew your application.
Click here to apply again.
Active
Usually replies in 5 days
6
FPGA
SOC
ASIC
Verilog
System verilog
UVM
VMM

  About opportunity

What You’ll Do

Verifying complex ASIC/FPGAs at the heart of Cisco’s networking products requires an unusual combination of talents and a drive for perfection in the face of ever growing complexity.

To accomplish this task, the design verification team requires software engineering acumen, groundbreaking languages and EDA tools, deep understanding of the ASIC/FPGA design, and broad understanding of the system context.

Who You’ll Work With

You will work as Senior verification engineer for high end data path as well as control FPGAs as a part of Centralized Hardware Group in Cisco.

Who You Are

Responsibilities within team:

  • Test bench design and implementation.
  • Test & coverage plan definition.
  • Constrained random test development.
  • Coverage specification & analysis.
  • Reference model design and implementation.
  • Automation of the regression test suite
  • Collaboration with architects, logic design, and software engineers.
  • Architecture review.
  • Micro-architecture and code reviews.
  • Contribution to the methodology adoption in the team.
  • Lab debug simulation support

You are also expected to contribute throughout all stages of the FPGA development process, such as:

  • Collaboration with architects, logic design, and software engineers.
  • Architecture review.
  • Micro-architecture and code reviews.
  • Contribution to the methodology adoption in the team.
  • Lab debug simulation support
  • Proficiency in OOPs, Verilog & System Verilog.
  • Confirmed verification skills : planning, problem solving, debug, adversarial testing and random testing.
  • Project based work experience with UVM/VMM methodologies.
  • You will experience with architecting the test plan & test bench.
  • Hands on experience with Ethernet based protocols, PCIe, AXI, memory controllers, OTN etc. will be an added advantage.
  • Familiarity with VCS simulation flow, knowledge of coverage & assertions is desirable.

Meaningful Experience:

4 to 7 years of experience in functional verification

Why Cisco

At Cisco, each person brings their unique talents to work as a team and make a difference.

Yes, our technology changes the way the world works, lives, plays and learns, but our edge comes from our people.

  • We connect everything – people, process, data and things – and we use those connections to change our world for the better.
  • We innovate everywhere - From launching a new era of networking that adapts, learns and protects, to building Cisco Services that accelerate businesses and business results. Our technology powers entertainment, retail, healthcare, education and more – from Smart Cities to your everyday devices.
  • We benefit everyone - We do all
    of this while striving for a culture that empowers every person to be the difference, at work and in our communities.

Colorful hair? Don’t care. Tattoos? Show off your ink. Like polka dots? That’s cool. Pop culture geek? Many of us are. Be you, with us! #WeAre

Report an error

Was this job relevant for you?

Hardware Engineer

Cisco   •   Bengaluru